## REMARKS

The Office Action dated November 19, 2003, has been received and carefully noted. The amendments made herein and the following remarks are submitted as a full and complete response thereto.

Claims 1, 3, 5, 6, and 9 have been amended, and claims 2 and 4 have been cancelled without prejudice. Applicants submit that the amendments made herein are fully supported in the specification and the drawings as originally filed, and therefore no new matter has been added. Accordingly, claims 1, 3, 5-7, and 9-12 are pending in the present application and are respectfully submitted for consideration.

Claims 5-7 and 10 were rejected under 35 U.S.C. § 102(b) as being anticipated by Imura et al. (U.S. Patent No. 5,398,212, "Imura"). Applicants respectfully submit that each of claims 5-7 and 10 recites subject matter that is neither disclosed nor suggested by the cited prior art.

Claim 5 recites a semiconductor memory device having a plurality of memory cells corresponding to an address space larger than 2<sup>n</sup> and smaller than 2<sup>(n+1)</sup>, where n is a positive integer, an invalid address detecting circuit for detecting that an address signal supplied from exterior indicates an address space other than the address space, and an output controlling circuit for outputting, when the invalid address detecting circuit carries out the detection in a read operation, a data signal having been accessed and read in advance.

Accordingly, at least one of the essential features of the present invention is an output controlling circuit for outputting, when the invalid address detecting circuit carries

out the detection in a read operation, a data signal having been accessed and read in advance. As such, the present invention results in the advantage of invalidating an operation cycle in the case where an invalid address signal has been received during the cycle.

It is respectfully submitted that the prior art fails to disclose or suggest the elements of the Applicants' invention as set forth in claims 5-7 and 10, and therefore fails to provide the advantages which are provided by the present application.

Imura discloses a semiconductor memory device having a memory cell array 3 with  $(2^n + m)$  memory cells. The n and m are integers satisfying the relationship  $2^n < 2^n + m < 2^n + 1$ . An address buffer circuit 1 and an address decoder 2 of Imura function to specify one of the memory cells included in the memory cell array 3 in accordance with an address signal of (n+1) bits  $(A_0 \text{ to } A_n)$ . The address buffer circuit 1 is an input interface circuit for converting the address signal of  $A_0$  to  $A_n$  on an address bus into an address signal for an internal logic level. The converted address signal is supplied to the address decoder 2. The address decoder 2 decodes the address signal, and selects one of the memory cells included in the memory cell array 3. Data for  $D_0$  to  $D_1$  which is stored in the selected memory cell is amplified by a sense amplifier and thereafter is output through an output buffer circuit 4. The output buffer circuit 4 is an output interface circuit for outputting the data of  $D_0$  to  $D_1$  which is read out from the memory cell array 3 to a data bus.

Applicants respectfully submit that each and every element recited within claim 5 is neither disclosed nor suggested by Imura. In particular, Applicants submit that the

semiconductor memory device as recited in the present application is clearly distinct from that which is illustrated by the cited prior art. Specifically, it is submitted that the cited prior art fails to disclose or suggest at least the limitation of "an output controlling circuit for outputting, when the invalid address detecting circuit carries out the detection in a read operation, a data signal having been accessed and read in advance."

It is submitted that Imura merely shows a non-empty address being accessed after the detection of an empty address, and therefore the data signal having been accessed and read in advance is not outputted. On the other hand, present invention provides that a data signal that has been accessed and read in advance is outputted by an output controlling circuit when an invalid address detecting circuit carries out the detection in a read operation. Accordingly, Applicants submit that Imura fails to disclose each and every element recited in claim 5 of the present applicant, and therefore is allowable.

As for claims 6 and 7, it is submitted that each of claims 6 and 7 depends from independent claim 5. Therefore, Applicants submit claims 6 and 7 are also allowable due to its dependency from independent claim 5.

Claim 10 has been amended to depend on independent claim 9. Thus, the rejection with respect to claim 10 will be addressed below.

Claims 1-4 and 9 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Imura in view of Howard (U.S. Patent No. 5,754,816, "Howard"). Claims 2 and 4 have been cancelled without prejudice, and therefore the rejection with respect to these

claims are now moot. Applicants respectfully submit that each of claims 1, 3 and 9 recites subject matter that is neither disclosed nor suggested by the cited prior art.

Claim 1 recites a semiconductor memory device having a plurality of memory cells corresponding to an address space larger than 2<sup>n</sup> and smaller than 2<sup>(n+1)</sup>, where n is a positive integer, an invalid address detecting circuit for detecting that an address signal supplied from exterior indicates an address space other than the address space, an invalid signal outputting circuit for outputting an invalid signal to the exterior of the semiconductor memory device when the invalid address detecting circuit carries out the detection, and an output controlling circuit for outputting, when the invalid address detecting circuit carries out the detection in a read operation, a data signal having been accessed and read in advance.

Claim 9 recites a method of controlling a semiconductor memory device including a plurality of memory cells corresponding to an address space larger than 2<sup>n</sup> and small than 2<sup>(n+1)</sup>, where n is a positive integer. The method includes the steps of outputting an invalid signal to the exterior of the semiconductor memory device and outputting a data signal having been accessed and read in advance, when an address signal supplied from the exterior indicating an address space other than said address space has been detected.

Howard discloses a data memory in which data words having access control bits and further bits are stored at each memory location 34. When a particular memory location is addressed of Howard, then the access control bits stored at that memory location are output to control logic 12, 46 that serves to generate a valid access signal.

The valid access signal of Howard is fed back to the selected memory location and controls whether the further bits stored at that memory location are output. If access to those further bits is not permitted by the access control bits, then the further bits are not output and power is saved. The control logic of Howard is responsive to hardware and software flags in addition to the access control bits.

Applicants respectfully submit that each and every element recited within claims 1 and 9 is neither disclosed nor suggested by Imura and/or Howard, taken alone or in combination. In particular, Applicants submit that the semiconductor memory device and the method controlling thereof as recited in the present application is clearly distinct from that which is illustrated by the combination of the cited prior art. Specifically, it is submitted that the cited prior art fails to disclose or suggest at least the limitations of "an output controlling circuit for outputting, when the invalid address detecting circuit carries out the detection in a read operation, a data signal having been accessed and read in advance" and "the step of outputting an invalid signal to the exterior of the semiconductor memory device and outputting a data signal having been accessed and read in advance, when an address signal supplied from the exterior indicating an address space other than said address space has been detected."

As mentioned above, Imura merely shows a non-empty address being accessed after the detection of an empty address, and therefore the data signal having been accessed and read in advance is not outputted. It is submitted that Howard does not teach or disclose an output of a data signal having been accessed and read in advance. In contrast, present invention provides that a data signal that has been accessed and

read in advance is outputted by an output controlling circuit when an invalid address detecting circuit carries out the detection in a read operation. Accordingly, Applicants submit that neither Imura and/or Howard, taken alone or in combination, disclose or suggest each and every element recited in claims 1 and 9 of the present application, and therefore is allowable.

As for claims 3 and 10, it is submitted that each of claims 3 and 10 is dependent on independent claims 1 and 9, respectively. As such, each of claims 3 and 10 is allowable due to its dependency on allowable claims 1 and 9, respectively.

In view of the above, Applicants respectfully submit that claims 1, 3, 5-7, and 9-12, each recites subject matter that is neither disclosed nor suggested in the cited prior art. Applicants also submit that the subject matter is more than sufficient to render the claims non-obvious to a person of ordinary skill in the art, and therefore respectfully request that claims 1, 3, 5-7, and 9-12 be found allowable and that this application be passed to issue.

If for any reason, the Examiner determines that the application is not now in condition for allowance, it is respectfully requested that the Examiner contact the Applicants' undersigned attorney at the indicated telephone number to arrange for an interview to expedite the disposition of this application.

In the event this paper has not been timely filed, the Applicants respectfully petition for an appropriate extension of time. Any fees for such an extension, together with any additional fees that may be due with respect to this paper, may be charged to counsel's Deposit Account No. 01-2300 referencing Attorney Docket No. 108397-00011.

Respectfully submitted,

8am Huang

Registration No. 48,430

Customer No. 004372

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W., Suite 400

Washington, D.C. 20036-5339

Tel: (202) 857-6000 Fax: (202) 638-4810

SH:grs

TECH/224973.1